

DESIGN AND SIMULATION OF LOW LEAKAGE HIGH SPEED DOMINO CIRCUIT USING CURRENT MIRROR

Mr.C.Arun Prasath¹, Dr.C.Gowri Shankar² and R.Sudha³

Assistant Professor, ECE, KSR College of Engineering, Tiruchengode, India
Associate Professor, ECE, KSR College of Engineering, Tiruchengode, India
PG Scholar, ECE, KSR College of Engineering, Tiruchengode, India

Abstract—Domino logic is widely used in many applications with high performance and less area overhead. As the technology is scaled down, the supply voltage is reduced for low power and the threshold voltage is also reduced to achieve high performance. Since lowering the threshold voltage leads to an exponential increase of sub-threshold leakage current. Reducing power dissipation has become an important objective in the design of digital circuits. The proposed technique uses an analog current mirror circuit and it is based on comparison of mirrored current of the pull-up network with its worst case leakage current. This technique reduces the parasitic capacitance on the dynamic node, yielding a smaller keeper for wide fan-in gates to implement high-speed and robust circuits. Thus the delay and power consumption are reduced in the wide fan-in domino circuit. The leakage current is also reduced by exploiting footer transistor in the diode configuration. Domino gate that uses an analog current mirror to replicate the leakage current of a dynamic gate pull-down stack and it tracks the process, voltage and temperature using the stacking effect. It improves the performance of the current mirror circuit which will reduce the leakage current.

Keywords— OR gate, domino logic, current mirror, Leakage current

I. INTRODUCTION

Dynamic logic such as domino logic is widely used in many applications to achieve high performance, which cannot be achieved with static logic styles. However, the main drawback of dynamic logic families is that they are more sensitive to noise than static logic families. On the other hand, as the technology scales down, the supply voltage is reduced for low power, and the threshold voltage (V_{th}) is also scaled down to achieve high performance. Since reducing the threshold voltage exponentially increases the sub threshold leakage current, reduction of leakage current and improving noise immunity are of major concern in robust and high-performance designs in recent technology generations. However, in wide fan-in dynamic gates, especially for wide fan-in OR gates, robustness and performance significantly degrade with increasing leakage current.

Wide fan-in domino is used for variety of applications like memories and comparators. Domino logic circuit is also a kind of dynamic logic circuit which is used for the high speed and high performance application. Also the domino logic circuit plays a vital role where fan in are high in any circuit. Domino circuits are widely used in high performance microprocessors, register files, ALU, DSP circuits and priority encoders in content addressable memories, such as high fan-in multiplexer or comparator circuits. Thus domino logic circuit techniques are extensively applied in high performance microprocessors due to superior speed and area characteristics.

A. Static Logic Circuits

Static Logic circuits can maintain their output logic levels for indefinite period as long as the inputs are unaffected as shown in Figure 1. Although Static CMOS logic is widely used for its high noise margins, good performance and low power consumption with no static power dissipation, still these circuits are limited at running extremely high clock speeds and suffers from glitches [4]. Number of transistors requires to implement an N fan-in gate is almost equal to $2N$; therefore it will consume large silicon area. An alternate logic style is the dynamic CMOS Logic.




Figure 1. CMOS Static Logic

B. Dynamic Logic Circuits

Dynamic Logic utilizes simple sequential circuits with memory functions. The operation depends on temporary storage of charge in parasitic node capacitances. Dynamic circuits have achieved widespread use because they require less silicon area and have superior performance over conventional static logic circuits. As shown in Figure 2, Dynamic logic uses a sequence of pre charge and evaluation phases governed by the clock to realize complex logic functions [4]- [6].

Pre Charge Phase

When clock signal (Φ) = 0, the output node *Out* is pre-charged to V_{DD} by the PMOS transistor M_p and the evaluate NMOS transistor M_e remains off, so that the pull-down path is disabled

Evaluation Phase

In the PDN when clock signal (Φ) = 1, the pre-charge transistor M_p is OFF, and the evaluation transistor M_e is turned ON. The output is conditionally set down based on the input values and the pull-down topology.

But the main disadvantage of Dynamic Logic Circuits is that they cannot be cascaded. To overcome this problem Domino Logic came into existence.




Figure 2. CMOS Dynamic Logic

C. Domino Logic

The name domino comes from the behaviour of a chain of the logic gates. It is a non-inverting structure as shown in Figure 3. It runs 1.5-2 times faster than static logic circuits. It is simply a logic which permits high-speed operation and enables the implementation of complex functions which otherwise is not achieved by Static and Dynamic circuits [4]-[6]. Domino logic offers a simple technique to eliminate the need of complex clocking scheme by utilizing a single phase clock and have no static power consumption as it is removed by clock input in the first stage. These logic circuits are glitch free, have fast switching threshold and possibility to cascade. Domino circuits employ a dual-phase dynamic logic style with each clock cycle divided into a pre charge and an evaluation phase.




Figure 3. CMOS Domino Logic

II. LITERATURE REVIEW

The most popular dynamic logic is the conventional standard domino circuit as shown in Figure 4. In this design, a PMOS keeper transistor is employed to prevent any undesired discharging at the dynamic node [12] due to the leakage currents and charge sharing of the Pull-Down Network (PDN) during the evaluation phase, hence improving the robustness. The keeper ratio K is defined as

$$K = \frac{\mu_p \left(\frac{W}{L}\right)_{\text{Keeper-transistor}}}{\mu_n \left(\frac{W}{L}\right)_{\text{evaluation-network}}} \quad (1)$$

Where W and L denote the transistor size, and μ_n and μ_p are the electron and hole mobilities, respectively. However, the traditional keeper approach is less effective in new generations of CMOS technology. Although keeper upsizing improves noise immunity, it increases current contention between the keeper transistor and the evaluation network. Thus, it increases power consumption and evaluation delay of standard domino circuits. These problems are more critical in wide fan-in dynamic gates due to the large number of leaky NMOS transistors connected to the dynamic node. Hence, there is a trade off between robustness and performance, and the number of pull-down legs is limited.




Figure 4. Conventional Standard Domino Circuit

Several circuit techniques are proposed [3] to address these issues. These circuit techniques can be divided into two categories.

1. Changing controlling circuit of the gate voltage of the keeper transistor

2. Changing the circuit topology of the footer transistor

In the first category, circuit techniques change the controlling circuit of the gate voltage of the keeper such as Conditional-Keeper Domino (CKD) [7], High Speed Domino (HSD) [8], Leakage Current Replica (LCR) keeper domino [9], and Controlled Keeper by Current-Comparison Domino (CKCCD) [10]. On the other hand, in the second category, designs including the proposed designs change the circuit topology of the footer transistor or reengineer the evaluation network such as Diode Footed Domino (DFD) [13] and Diode-Partitioned Domino (DPD) [11].

A. Conditional Keeper Domino Logic

Conditional Keeper employs two keepers, small keeper and large keeper. In this technique, the keeper device (PK) in conventional domino is divided into two smaller ones, PK1 and PK2. The keeper sizes are chosen such that $PK = PK1 + PK2$. Such sizing insures the same level of leakage tolerance as the conventional gate but yet improving the speed.




Figure 5. Conditional Keeper Domino

B. High Speed Domino Logic

The circuit of the HS Domino logic is shown in Figure 3.8. In HS domino the keeper transistor is driven by a combination of the output node and a delayed clock.




Figure 6. High Speed Domino logic

The circuit works as follows: At the start of the evaluation phase, when clock is high, MP3 turns on and then the keeper transistor MP2 turns OFF. In this way, the contention between evaluation network and keeper transistor is reduced by turning off the keeper transistor at the beginning of evaluation mode. After the delay equals the delay of two inverters, transistor MP3 turns off. At this moment, if the dynamic node has been discharged to ground, i.e. if any input goes high, the nMOS transistor MN1 remains OFF. Thus the voltage at the gate of the keeper goes to $VDD - V_{th}$ and not VDD causing higher leakage current through the keeper transistor. On the other hand, if the dynamic node remains high during the evaluation phase (all inputs at 0, standby mode), MN1 turns on and pulls the gate of the keeper transistor. Thus keeper transistor will turn on to keep the dynamic node high, fighting the effects of leakage.

C. Controlled Keeper by Current Comparison Domino logic (CKCCD)

A new circuit design with Controlled Keeper by Current Comparison Domino (CKCCD) is proposed to make the domino circuits more robust and with low leakage without significant performance degradation or increased power consumption. The reference current is compared with the pull down network current. If there is no conducting path from dynamic node to ground and only current in the PDN is the leakage current.




Figure 7. Controlled keeper by Current Comparison Domino

This idea is conceptually illustrated in figure 7. In fact there is a race between the pull down network and the reference current

D. Current Comparison Domino (CCD)

In the CCD circuit, the current of the PUN is mirrored by transistor M2 and compared with the reference current, which replicates the leakage current of the PUN. The topology of the keeper transistors and the reference circuit, which is shared for all gates, which successfully tracked the process, voltage and temperature variations. The CCD circuit employs pMOS transistors to implement logical function, as shown in figure 8. This circuit is similar to a Replica Leakage Circuit, in which a series diode-connection transistor M6 similar to M1 is added. Using the N-well process, source and body terminals of the pMOS transistors can be connected together such that the body effect is eliminated. By this means, the threshold voltage of transistors is only varied due to the process variation and not the body effect. Moreover, utilizing

pMOS transistors instead of nMOS ones in the N-well process, it is possible to prevent increasing the threshold voltage due to the body effect in existence of a voltage drop due to the diode configuration of transistor M1, yielding decreasing the delay.




Figure 8. Current Comparison Domino

III. PROPOSED DESIGN

Since in wide fan-in gates, the capacitance of the dynamic node is large, speed is decreased dramatically. In addition, noise immunity of the gate is reduced due to many parallel leaky paths in wide gates. Although the keeper transistor can improve noise robustness, power consumption and delay are increased due to large contention [14]. A Leakage Current Replica (LCR) keeper for dynamic domino gates that uses an analog current mirror to replicate the leakage current of a dynamic gate pull-down stack and thus tracks process, voltage, and temperature. The proposed keeper has an overhead of one field-effect transistor per gate plus a portion of a shared current mirror [7].




Figure 9. Proposed LCR keeper

The proposed leakage resistant domino uses a current mirror and PMOS as well as NMOS transistors to conquer the leakage produced by the circuit. Current mirror is a cost-efficient resistor that refuses leakage and can be shared among all gates [9]. A current mirror is an element with at least three terminals. The common terminal is connected to a power supply, and the input current source is connected to the input terminal. Ideally the output current is equal to the input current multiplied by a desired current gain. If the gain is unity, the input current is

reflected to the output, leading to the name current mirror. A current mirror reads a current entering in a read-node and mirror this current (with a suitable gain factor) to an output node (nodes). Under ideal conditions, the current mirror gain is independent of input frequency, and the output current is independent of the voltage between the output and common terminals.




Figure 10. Current mirror

IV. SIMULATION RESULT

The simulation is done for the proposed scheme with the fan-in range of 8,16,32,64 bit OR gate design. The circuit power is evaluated by using the 350nm technology with 5v supply. It uses 10MHz as an operating frequency. The OR gate designed using LCR keeper. Because this technique uses less number of transistor when compared to the other methods. The LCR keeper uses a conventional analog current mirror that tracks any process corner as well as voltage and temperature. The figure 11 shows the schematic design for proposed LCR keeper using OR gate and figure 12 shows the waveform for the proposed LCR method.




Figure 11. Schematic for proposed LCR method




Figure 12. Waveforms for proposed LCR method

In the 8-bit, only 8 transistors are used in Pull-Down network, hence it produces less leakage current. The stacking of NMOS keeper may reduce the leakage power. But the power consumption of those transistors are dominant than the leakage power reduced by that transistors. This procedure is to be continued for 16-bit gates.

The current mirror circuit is simulated using theEldo simulation file and the layout is obtained using the same.




Figure 13. Schematic of analog current mirror




Figure 14. layout of current mirror

The transistor aspect ratio of the above current mirror circuit is given as Table 1,

TABLE I. TRANSISTOR ASPECT RATIO

Transistors	W(μm)	L(μm)
M1-M2-M3	22/0.2=110	1
M4	8/0.2=40	1

Normally in domino logic, in the Pull up network, we use only one PMOS transistor instead of ‘n’ transistor $n=4,8\&16$ etc., and the logic will be implemented with the pull down network. By reducing the number of transistors, capacitance decreases. Few transistors means limited switching (charging and Discharging) of the capacitor. So dynamic power consumption gets decreased since the main source for dynamic power dissipation is charging and discharging.

As known already leakage current occurs due to unwanted current flow between source and the drain of a transistor. This leakage current can be avoided by the “stacking effect”. Stacking effect says that when two or more transistors in series are at off condition, the leakage current can be reduced.

V. CONCLUSION

A continuous scaling of CMOS technology, effective management of leakage power is a great challenge. Thus, new designs were necessary to obtain desired noise robustness in very wide fan-in circuits. Moreover, increasing the fan-in not only reduced the worst case delay, it also increased the contention between the keeper transistor and the evaluation network. The IRTS report state that leakage power dissipation may exceed dynamic power dissipation at the 65nm and fore coming technologies. The proposed technique uses an analog current mirror circuit and it is based on comparison of mirrored current of the pull-up network with its worst case leakage current. It replicates the leakage current of a dynamic gate pull-down stack and it tracks the process, voltage and temperature using the stacking effect. It

improves the performance of the current mirror circuit which will reduce the leakage current. The switching activity of the capacitor is limited by reducing the number of transistors.

REFERENCES

- [1] C. Arun Prasath and B. Manjula, "Design and Simulation of Low Power Wide Fan-In Gates," *International Journal of Science and Innovative Engineering & Technology*, Vol.1, ISBN 978-81-904760-6-5, May 2015.
- [2] C.Arun Prasath, S.Sindhu, "Domino Based Low Leakage Circuit for Wide Fan-in or Gates," *CiiT International Journal of Programmable Device Circuits and Systems*, Vol 6, No 3, ISSN: 0974 – 9624,2014.
- [3] A. Peiravi and M. Asyaei, "Current-Comparison-Based Domino: New Low-Leakage High-Speed Domino Circuit for Wide Fan-In Gates," *IEEE Transactions on Very Large Scale Integration (VLSI) System*, Vol. 21, No.5 pp.934-943, May 2013.
- [4] J. M. Rabaey, A. Chandrakasan, and B. Nicolic, "Digital Integrated Circuits: A Design Perspective," 2nd ed. Upper Saddle River, NJ: Prentice-Hall, 2003.
- [5] Sung-Mo Kang and Yusuf Leblebici, "CMOS Digital Integrated Circuits: Analysis and Design," 3rd Edition, Tata McGraw-Hill Publishing Company Ltd, New Delhi, 2007.
- [6] Neil H. E. Weste and K. Eshragian, "Principle of CMOS VLSI Design," 2nd Edition, Pearson Education (Asia) Pvt. Ltd.2000.
- [7] A. Alvandpour, R. Krishnamurthy, K. Sourrry, and S. Y. Borkar, "A sub-130-nm conditional-keeper technoque," *IEEE J.Solid-State Circuits*, vol. 37, no. 5, pp. 633-638, May 2002
- [8] M. H. Anis, M. W. Allam, and M. I. Elmasry, "Energy-efficient noise-tolerant dynamic styles for scaled-down CMOS and MTCMOS technologies," *IEEE Trans. Very Large Scale(VLSI) Syst.*, vol. 10, no. 2, pp. 71-78, Apr. 2002.
- [9] Y. Lih, N. Tzartzanis, and W. W. Walker, "A leakage current replica keeper for dynamic circuits," *IEEE J. Solid-State Circuits*, vol. 42, no. 1, pp. 48–55, Jan. 2007.
- [10] A. Peiravi and M. Asyaei, "Robust low leakage controlled keeper by current-comparison domino for wide fan-in gates, integration," *VLSI J.*, vol. 45, no. 1, pp. 22–32, 2012.
- [11] H. Suzuki, C. H. Kim, and K. Roy, "Fast tag comparator using diode partitioned domino for 64-bit microprocessors," *IEEE Trans. Circuits Syst.*, vol. 54, no. 2, pp. 322–328, Feb. 2007.
- [12] Sherif M. Sharroush, Yasser S. Abdalla, Ahmed A. Dessouki and El-Sayed A El-Badawy, "Compensating for the Keeper Current of CMOS Domino Logic Using a Well Designed NMOS Transistor," 26th National Radio Science Conference (NRSC2009).
- [13] H. Mahmoodi and K. Roy, "Diode-footed domino: A leakage-tolerant high fan-in dynamic circuit design style," *IEEE Trans. Circuits Syst. Reg. Papers*, vol. 51, no. 3, pp. 495–503, Mar. 2004.
- [14] ulo F. Butzen, Andre I. Reis, Chris H. Kim, Renato P. Ribas, "Modeling and Estimating Leakage Current in Series- Parallel CMOS Networks," *GLSVLSI'07*,2007.
- [15] Nikhil Saxena, Sonal Soni, "Leakage current reduction in CMOS circuits using stacking effect," *International Journal of Application or Innovation in Engineering & Management (IIAEM)*, Vol. 2, Issue: 11, pp.213-216,Nov. 2013.
- [16] Ankita Nagar, Sampath Kumar.V and Payal Kaushik, "Power Minimization Of Logical Circuit Through Transistor Stacking," *International Journal of Application or Innovation in Engineering & Management (IIAEM)*, Vol. 1, Issue: 3, pp.256-260,April-May. 2013.
- [17] James T. Kao and Anantha P. Chandrakasan, "Dual- Threshold Voltage Techniques for Low-Power Digital Circuits," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 14, No. 11, pp.1250-1263,July. 2000.
- [18] Jun Cheol Park and Vincent J. Mooney, "Sleepy Stack Leakage Reduction," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 14, No. 11, pp.1250- 1263,Nov. 2006.
- [19] Salendra.Govindarajulu, Kuttubadi Nooruddin, "Novel keeper technique for Domino logic circuits in DSM Technology," *International Journal of Latest Research in Science and Technology*, Vol. 1, Issue: 2, pp.127-131, July-August. 2012.
- [20] Jun Cheol Park and Vincent J. Mooney III, "Sleepy stack: a New Approach to Low Power VLSI Logic and Memory," *School of Electrical and Computer Engineering Georgia Institute of Technology*,2005.
- [21] A lecture PPT, "EE466: VLSI Design Power Dissipation,".
- [22] Shilpa Kamde1, Dr. Saanjay Badjate2 and Pratik Hajare, "Comparative Analysis of Improved Domino Logic Based Techniques for VLSI Circuits," *International Journal of Engineering Research and General Science*, Vol. 2, Issue 3, pp. 43-50,2014.
- [23] Om Prakash, R.K.Prasad, B.S.Rai and Akhil Kaushik, "Analysis and Design of Logic Gates Using Static and Domino Logic Technique," *International Journal of Scientific Research Engineering & Technology (IJSRET)*, Vol. 1, Issue. 5, pp.179-183,2012.