International Journal of Emerging Technology in Computer Science & Electronics (IJETCSE)
ISSN: 0976-1353 Volume 28 Issue 3 – MARCH 2021.

Multipliers Designs Using Low Power Full Swing Exclusive-OR and Exclusive-NOR Structures

*Francischezhiyan J [#1], Badiginchala Jagadish Chandra Prasad [#2], Pravin Kumar S [#3], Mr. Jenyfal Sampson [*4]*

[#]*Student ,Department of Electronics And Communication Engineering, Kalasalingam Academy of Research & Education, Krishnankovil,Tamilnadu, India, francischezhiyan2000@gmail.com*

[#]*Student ,Department of Electronics And Communication Engineering, Kalasalingam Academy of Research & Education, Krishnankovil,Tamilnadu,Tamilnadu, India, jagadeshcp51@gmail.com*

[#]*Student ,Department of Electronics And Communication Engineering, Kalasalingam Academy of Research & Education, Krishnankovil*,Tamilnadu,*Tamilnadu,India, Pravinshanmugam33@gmail.com*

**Assistant Professor, Department of Electronics And Communication Engineering, Kalasalingam Academy of Research & Education, Krishnankovil,Tamilnadu, India, jenyfal.sampson@klu.ac.in*

***Abstract*—In this project, the circuits of Exclusive-OR / Exclusive-NOR novels and Exclusive-OR to Exclusive-NOR activities are being developed simultaneously. These circuits are generally expanded as regarding the energy usage and delays, so caused by low power output and low short term capacity outages. Many existing Exclusive-OR to Exclusive-NOR cells suffer from incomplete emissions, high power consumption and low speed problems. In this paper, a new fast, full-strength and low-energy Exclusive-OR Exclusive-NOR cell is introduced. Here, 1 – bit hybrid full adder proposed in MOS and gate transmission is reported on this concept. So, This design was an implemented in 1 bit. Here, using novel Exclusive-OR to Exclusive-NOR we are designing a full adder 1-bit in 6 new hybrid circuit or Exclusive-OR / Exclusive-NOR novels. Each and every circuit have a unique ability like power consumption, speed driving ability and speed reduction products.**

Keywords-Capacitance adder, Delay, Low power

I. INTRODUCTION

The multiplier plays an important role in the image processor, and the audio processor. High performance amplifier is an important part of the CPU and DSP. Recurrence speed usually determines the processor speed. In order to improve the repetition speed, a full-fledged design flow is required. Multiplication is a mathematical function that is very simple is a shortened process of adding whole numbers to a number of times. A number (multiplicand) is added to it several times as defined by another number (multiplication) to form a result (product). In elementary school, students learn repetition by placing it repeatedly over and over again. Today, omnipresent electrical very important in everyday life like systems are an necessary part. Example, In electronic systems like digital communication systems, DSP, Microprocessor chip. In our day to day life process rate is increase and using circuits like additional power values and local consumption. The full additions, which are one of the most important structures in all of the above-mentioned regional applications, remain the centre of research for researchers this year. Various concepts, each with its ownVarious concepts, each with its own benefit and detriment, in full adder 1-bit cell.

Here, two categories are there in style like active and perpendicular. Here, The static full adder are well founded and a low power demand however the chip space requirement is usually giant compared to its powerful counterparts. Different mental styles often favour one aspect of harmful behaviour to others. So, Here the common domain logic design style is transmission gate full adder, static CMOS, CMOS logic and CPL. In hybrid-logic design style, more than one concept using for designing a adder. So, this design is helpful for overall performance and various logic style of the full extension. In addition, full adders are essential for other systems such as digital signal processing (DSP) and microprocessor.

Arithmetic functions such as addition, subtraction, multiplication, and division are some of the examples that use additive as a main component. In enhancing nano-scaling, the use of very high power is a static energy distribution. Depending on the system, the type of circuit used, and the design techniques used, various functional aspects are important, not allowing the formation of universal rules of appropriate concepts. Exclusive-OR to Exclusive-NOR cells play a great role in compressor, adder, party checker and comparator in many circuit. Therefore, their behaviour can significantly affect regional performance. Advantages of adders based on compatible style (with 28 transistors) their strength in comparing power measurement and transistor size; and the disadvantages are the high input capacity and the buffers requirement. Another compatible design of the smart type is a mirror extension with the same power consumption and a transistor number but the maximum carrying capacity / delay within the device is much smaller than that of a full CMOS extension. On the other hand, CPL shows good power renewable energy using 32 transistors. Monitoring and controlling of such farms are very tedious. Wind farms may be located far inside the sea, may be between the mountains, or Forests. Thus when minor faults occur, the people have to go to that particular location for fault clearing. These limitations can be overcome by the use of Internet of Things concept.

II. TRADITIONALSYSTEM

Another way is to use Exclusive-OR output, and then turn it into Exclusive-NOR output using an inverter. Two different designs that use this method are shown in figs. 1 (a) and 1 (b). Figure 1 (a) shows a circuit using a low power Exclusive-OR (LP-Exclusive-OR) gate delivered to Exclusive-OR function and a static CMOS inverter to launch Exclusive-NOR function This region is characterized by its low power consumption and uses only six transistors but has limited results. In the case of the input signals AB = 00, both PMOS transistors before the inverter will be turned on and a low signal will appear in the Exclusive-OR

output, e.g. This weak signal can still drive the inverter and produce a strong '1' in the Exclusive-NOR output. In some input combinations, the output signals will end. Another structure that uses an inverter to use Exclusive-NOR output from Exclusive-OR output is shown in Fig. 1 (b). The circuit uses two transmission gates and three inverters. Although the aforementioned problem is fixed in this design, the main problems are the use of medium power and low speed due to the presence of three inverters. It is worth noting that the delay in the results of Exclusive-OR and Exclusive-NOR projects on Figs. 1 (a) and (b) differ due to the presence of an inverter to produce the Exclusive-NOR effect.

III. PROPOSED METHODOLOGY

The incomplete Exclusive-OR / Exclusive-NOR circuit for Fig. 1 (a) is efficient and effective. In addition, the building has a problem with power outages that trigger a single logical entry point. To settle this drawback what is more, give a good Exclusive-OR/Exclusive-NOR door structure, we suggest the circuit appeared in Fig. one (b). Of all the conceivable establishment blends, the yield of this construction is absolutely finished. The proposed Exclusive-OR / Exclusive-NOR gate has no SIGNIFICANT circuit components. Therefore, it will have lower delays and better driving power compared to previous road structures. Albeit the arranged Exclusive-OR/Exclusive-NOR door has an extra semiconductor than the previous design. Shows low power distribution and high speed.



Fig.1(a)Non full-swing Exclusive-OR/Exclusive-NOR gate. (b) suggest full-swing EXCLUSIVE-OR/Exclusive-NOR gate.

IV. HYBRID FULL ADDER CIRCUITS

We have nominated six new FULL ADDER regions for the various applications shown in Fig. 2. These new FULL ADDERs are recognized in a switch rationale vogue and are completely planned misuse the Exclusive-OR/Exclusive-NOR or Exclusive-OR to Exclusive-NOR circuit. The notable structure of the four-semiconductor 2-1-MUX is utilized to work the projected cross breed FULL ADDER cells. This 2-1-MUX is framed with a TG rationale vogue with no static and short force distribution. Figure 1 (a) shows the rotation of the first proposed hybrid FULL ADDER (Hybrid full adder - 20 Transistor) made up of two 2-to-1 MUX doors and Exclusive-OR to Exclusive-NOR entryways. The Hybrid full snake - twenty semiconductor unit circuit has no powerful utilization NOT entryways that are delicate and contains 20 semiconductors. the advantages of this design are full yield, low force conveyance and extremely rapid, toughness against power measurement, and transistor size.



Fig. 2. Proposed six new hybrid FA circuits. (a) hybrid full adder - 20 Transistor. (b) Hybrid full adder - 17 Transistor. (c) Hybrid full adder - B - 26 Transistor. (d) Hybrid full adder - NB - 26 Transistor. (e) Hybrid full adder - 22 Transistor. (f) Hybrid full adder - 19 Transistor

The only problem with the Hybrid full adder - 20 Transistor is the reduction in the output of the drive in the ripple carry adder as chain-buliding system. Here, drawback exist in a transfer idea in their operations while not output. Another thanks to scale back the ability consumption of FULL ADDER buildings is to use the Exclusive-OR / Exclusive-NOR gate and NO gates to generate another Exclusive-OR or Exclusive-NOR signal. The proposed FULL ADDER cell (Hybrid full adder - 17 Transistor) in Fig.2(b) is made using the Exclusive-OR gate.This is made up of 17 transistors with 3 transistors under Hybrid full adder - twenty electronic transistor. hybrid full adder - seventeen electronic transistor delay is over Hybrid full adder - twenty electronic transistor thanks to the addition of FREE gates on the Hybrid full adder - seventeen electronic transistor sensitive path (for producing Exclusive-NOR from Exclusive-OR signals). Here, due to decrease the verity of transistorwe can expected the consumption like Hybrid full adder – 17 electronic Transistor is under that of hybrid full adder –

twenty Transistor but the NO entrance to a vital circuit is increasing the tangency capacity. there's thus no significant decrease in total energy depletion of Hybrid full adder - seventeen Transistor.

Also, gate NOT can slightly improve the power to drive output circuit. As mentioned earlier, using one thing is mandatory that is buffer on the breaker and every section of the output power in a application is high. In very large-scale integration, driving power is reduces, for the reason that resistors constuction and parastic development, as well as in particular condition of the output buffer as increase and time of the brink voltage of transistor playing major role. Moreover in Fig.3(c) The third hybrid is introduces the FULL ADDER planned for add and Cout (Hybrid full adder - B - twenty six Transistor) results, and is formedup of 26 transistors. There is an Exclusive-OR - Exclusive-NOR gate, one two-1-MUX gate, and NO gates on the essential Hybrid full adder - B - twenty six electronic transistor Output NOT gates accustomed block outputs outputs through circuit installation and reduce resistance from circuit outlet to springs (VDD and GND). the ability consumption and delay of Hybrid full adder - B - 26 electronic transistor is more than that of Hybrid full adder - twenty electronic transistor and Hybrid full adder - seventeen electronic transistor FULL ADDERs. Figure 2 (d) shows another proposed hybrid FULL ADDER with new buffers (Hybrid full adder - NB - 26 Transistor), where it's enclosed within the 2-1-MUX gate knowledge input alternatrly load the buffer on the result. Here, A & C as two input signal suppose are buffers, then every possible combinational input, then two result which as Cout and total are not in driven by circuit input. To perform this function, 3 extra gates are not sufficient, as there is already Associate in Nursing a proof and a Buffered a proof are often created with the extra NOT gate. The Hybrid full adder - NB - twenty six junction transistor FULL ADDER circuit is so madeup of 26 transformers. The 2-1-MUXs data input nodes reached their final value (GND or VDD) before the Exclusive-OR and Exclusive-NOR signals were produced. Therefore, the critical Hybrid full adder - NB - 26 Transistor system consists of the Exclusive-OR to Exclusive-NOR gate and the 2-1-MUX gate, and its delay is reduced compared to the Hybrid full adder - B - 26 Transistor.

The driving capability of the Hybrid full adder - NB - twenty six junction transistor is slightly not up to that of the Hybrid full adder - B - 26 junction transistor because of the present gate of the 2-1-Multiplexer between the buffer and the output node. The Hybrid full adder - twenty junction transistor and Hybrid full adder - seventeen junction transistor circuits are designed to use alittle range of transistors. to provide the output total signal, the Exclusive-OR, Exclusive-NOR, and C signals are used solely thus there aren't any extra gates NOT NOT needed to come up with the C signal, and if the C signal is employed to come up with the total output, then- then Exclusive-OR and Exclusive-NOR signals don't drive total output via TG multiplexer, however solely are connectedto lines that select 2-1-MUX data. Therefore the capacity of the Exclusive-OR and Exclusive-NOR node becomes smaller, and the regional delay will be improved. Circuits of Fig. 2 (e) and (f) (called Hybrid full adder - 22 Transistor and Hybrid full adder - 19 Transistor, respectively) were made using the above concept in Hybrid full adder - 20 Transistor and Hybrid full adder - 17 Transistor, correspondingly.

Here, we have calculated the power delay and power consumtion of Hybrid full adder - 22 Transistor and Hybrid full adder - 19 Transistor FULL ADDER circuits are lower than Hybrid full adder - 20 Transistor and Hybrid full adder - 17 Transistor, respectively (although there are two other transistors), due to the lower power ofExclusive-OR and Location -EXCLUSIVE-NOR. Also, with the addition of the C signal, the driving power of the Hybrid full adder - 22 Transistor and Hybrid full adder - 19 Transistor will be better than those of the Hybrid full adder - 20 Transistor and Hybrid full adder - 17 Transistor, respectively.



Fig 1: Simulation Design



Fig2: Simulation Result

V. CONCLUDING REMARKS

In this paper a new Exclusive-OR to Exclusive-NOR cell is designed and compared with previous functions. Imitation results indicate that our proposed design has excellent performance in 45-nm CMOS technology. In this sense, we tend to 1st tested the Exclusive-OR / Exclusive-NOR and Exclusive-OR to Exclusive-NOR circuits. Experiments have shown that victimization gates in a very essential circuit may be a problem. Another circuit malfunction is obtaining a positive response with the results of the Exclusive-OR to Exclusive-NOR entrance compensation rate. This response will increase the delay, the output power, and, consequently, the ability consumption of the circuit. once that, we urged new gates for Exclusive-OR / Exclusive-NOR and Exclusive-OR - Exclusive-NOR without any of the negative ones mentioned.

REFERENCES

[1] 1. N. S. Kim et al., "Leakage current: Moore's law meets static power," Computer, vol. 36, no. 12, pp. 68–75, Dec. 2019.

[2] 2. N. H. E. Weste and D. M. Harris, CMOS VLSI Design: A Circuits and Systems Perspective, 4th ed. Boston, MA, USA: Addison-Wesley, 2019.

[3] 3. S. Goel, A. Kumar, and M. Bayoumi, "Design of robust, energy-efficient full adders for deep-sub micrometer design using hybrid-CMOS logic style," IEEE Trans. Very Large Scale Integer. (VLSI) Syst., vol. 14, no. 12, pp. 1309–1321, Dec. 2019.

[4] 4. H. T. Bui, Y. Wang, and Y. Jiang, "Design and analysis of low-power 10-transistor full adders using novel XOR-XNOR gates," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 49, no. 1, pp. 25–30, Jan. 2019.

[5] 5. S. Timarchi and K. Navi, "Arithmetic circuits of redundant SUT-RNS," IEEE Trans. Instrum. Meas., vol. 58, no. 9, pp. 2959–2968, Sep. 2019.

[6] 6. [6] J. M. Rabaey, A. P. Chandrakasan, and B. Nikolic, Digital Integrated Circuits, vol. 2. Englewood Cliffs, NJ, USA: Prentice-Hall, 2020.

[7] 7. D. Radhakrishnan, "Low-voltage low-power CMOS full adder," IEEE Proc.-Circuits, Devices Syst., vol. 148, no. 1, pp. 19–24, Feb. 2019.

[8] 8. K. Yano, A. Shimizu, T. Nishida, M. Saito, and K. Shimohigashi, "A 3.8-ns CMOS 16×16-b multiplier using complementary pass-transistor logic," IEEE J. Solid-State Circuits, vol. 25, no. 2, pp. 388–395, Apr. 2019.

[9] 9. A. M. Shams, T. K. Darwish, and M. A. Bayoumi, "Performance analysis of low-power 1-bit CMOS full adder cells," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 10, no. 1, pp. 20–29, Feb. 2020.

[10] 10. N. Zhuang and H. Wu, "A new design of the CMOS full adder," IEEE J. Solid-State Circuits, vol. 27, no. 5, pp. 840–844, May 2019.

[11] 11. N. Weste and K. Eshraghian, Principles of CMOS VLSI Design. New York, NY, USA: Addison-Wesley, 2019.

[12] 12. P. Bhattacharyya, B. Kundu, S. Ghosh, V. Kumar, and A. Dandapat "Performance analysis of a low-power high-speed hybrid 1-bit full adder circuit," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 23, no. 10, pp. 2001– 2008, Oct. 2019.