

Reversible Logic Gates: Less Dissipation Of Heat And Low Power Consumption

M.VENKATESWARA RAO*¹ and D.DAYAKAR RAO #²

*Student, Dept of Electronics and Communication, Sree Vahini Institute of Science and Technology, Tiruvuru., A.P, India

#Asst Professor, Dept of Electronics and Communication, Sree Vahini Institute of Science and Technology, Tiruvuru., A.P, India

¹tallurianusha7@gmail.com

²dasujil12@gmail.com

Abstract— In this technological world development in the field of nanometer technology leads to minimize the power consumption of logic circuits. Reversible logic design has been one of the promising technologies gaining greater interest due to less dissipation of heat and low power consumption. In digital systems code conversion is a widely used process for reasons such as enhancing security of data, reducing the complexity of arithmetic operations and thereby reducing the hardware required, dropping the level of switching activity leading to more speed of operation and power saving etc. This paper proposes novel Reversible logic design for code conversion such as Binary to Gray code, Gray to Binary code, BCD to Excess 3 code, Excess 3 to BCD code.

Keywords: Reversible logic gates, reversible code converter, quantum computing, VLSI.

I. INTRODUCTION

One of the major goals in modern circuit design is reduction of power consumption. As demonstrated by R.Landauer in the early 1960s, irreversible hardware computation, regardless of its realization technique, results in energy dissipation due to the information loss [1]. Reversible logic circuits have theoretically zero internal power dissipation because they do not lose information. Hence,. In 1973, Bennett showed that in order to avoid $KT\ln 2$ joules of energy dissipation in a circuit, it must be built using reversible logic gates [2]. A circuit is said to be reversible if the input vector can be uniquely recovered from the output vector and there is a one-to-one correspondence between its input and output assignments, i.e. not only the outputs can be uniquely determined from the inputs, but also the inputs can be recovered from the outputs [4-6]. This paper presents design of reversible code converters includes reversible binary to gray code converter, reversible gray to binary converter, reversible BCD to excess 3 code converter, reversible excess3 to BCD code converter. The paper is organized as follows section II presents the literature survey on reversible logic gates, section III presents the design of proposed reversible code converters circuits, section IV presents the analysis of the proposed methods, section V presents the conclusion and future work.

II. LITRETURE SURVEY

This section introduces the basics of reversible logic gates and various reversible logic gate proposed. Reversible logic has received significant attention in recent years. It has applications in various research areas such as low power CMOS design, optical computing, quantum computing, bioinformatics, thermodynamic technology, DNA computing and nanotechnology. It is not possible to construct quantum circuits without reversible logic gates. Synthesis of reversible logic circuits is significantly more complicated than traditional irreversible logic circuits because in a reversible logic circuit, we are not allowed to use fan-out and feedback [4]. The performance of the reversible circuit based on the following parameters

1. Garbage output: The number of unused outputs present in the reversible logic circuit
2. Number of reversible logic gates: Total number of reversible logic gates used in the circuit.
3. Delay: Maximum number of unit delay gates in the path of propagation of inputs to outputs.
4. Constant inputs: The number of input which are maintained constant at 0 or 1 in order to get the required function.

The different types reversible logic gates available is listed below

Reversible logic gates: An $n \times n$ reversible gate can be represented as[8]:

$$IV = (A,B,C,\dots)$$

$$OV = (P,Q,R,\dots)$$

Where IV and OV are input and output vectors respectively.

- [7] Feynman, R., 1985. Quantum mechanical computers, *Optics News*, 11: 11-20.
- [8] Saravanan. M., Cholan K., Abhishek G, 2010. Design of Novel Reversible Multiplier Using MKG Gate in Nanotechnology, *Proceedings of National Conference on Automation Control and Computing (NCACC-10)*.
- [9] Mahammad, S.N., Veezhinathan, K. 2010. Constructing Online Testable Circuits Using Reversible Logic, *IEEE Journal of Instrumentation and Measurement*, Vol.59, No 1, pp. 101-109, Jan 2010
- [10] Toffoli T., 1980. Reversible computing, Tech Memo MIT/LCS/TM-151. MIT Lab for Computer Science.
- [11] Peres, A., 1985. Reversible logic and quantum computers, *Physical Review: A*, 32 (6): 3266-3276.
- [12] Azad Khan, Md.M.H., 2002. Design of full adder with reversible gate. *International Conference on Computer and Information Technology*, Dhaka, Bangladesh, pp: 515-519.
- [13] Haghparast, M. and K. Navi, 2007. A Novel Reversible Full Adder Circuit for Nanotechnology Based Systems. *J. Applied Sci.*, 7 (24): 3995-4000.
- [14] Haghparast, M. and K. Navi, 2008. Design of a Novel Fault Tolerant Reversible Full Adder ForNanotechnology Based Systems, *World Appl. Sci. J.*, 3 (1): 114-118.